Introduction

41
ATLAS is one of the LHC experiments which is described in detail in ref. [1] . Luminosity 42 upgrades to the LHC mean that the ATLAS Level-1 trigger system must deal with pileup 43 conditions beyond the original design requirements while maintaining manageable trigger rates 44 and a high efficiency for selecting the data of interest to the physics community. In this paper 45 we describe current upgrade work and planned extensions for the Level-1 Calorimeter Trigger 46 (L1Calo) that will add topology algorithm capabilities and improved trigger object identification 47 with finer-granularity calorimeter data. 48 49 The ATLAS Level-1 Trigger system (L1) [2, 3] performs initial event selection using 50 reduced-granularity information from the calorimeters and muon spectrometer. Trigger result 51 bits from the different L1 subsystems are received and combined in the Central Trigger 52 Processor (CTP) to produce a Level-1 Accept (L1A) to initiate readout of selected events. 53 crossing. These sums are then transmitted electrically to the Cluster Processor (CP) and the Jet- 59 Energy Processor (JEP) subsystems [5] . 60 The CP subsystem performs sliding-window algorithms to identify isolated electron, 61 photon and tau candidates, while the JEP identifies jet candidates and calculates the global sums 
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The Central Trigger Processor (CTP) [7] produces the final Level-1 Accept L1A for 77 reading out selected events using combinatorial logic applied to the Calorimeter, Muon and 78 ancillary trigger inputs as controlled by the trigger menu. 
L1Calo Trigger upgrades
80
Several upgrades to the current L1Calo system are already underway during the 2013-81 14 long shutdown (LS1). The first, not covered in this paper, is an FPGA-based replacement for 82 the front-end multichip module (MCM) for the L1Calo PreProcessor that will provide improved 83 noise performance and more sophisticated digital filtering at higher pileup conditions. 84 Upgrades to the digital algorithm processors will add topology information to the real-85 time data path. FPGA Firmware upgrades on the CPM and JEM algorithm processor modules 86 will increase the real-time output rate to the backplane by a factor of four, so that instead of 87 threshold multiplicities, the modules transmit more detailed "trigger object" (TOB) information. and associated pileup will also increase. To manage the increasing rates in this regime, whilst 202 preserving an effective and efficient calorimeter trigger, significant upgrades will be necessary. MGTs. There is a latency penalty of about one LHC bunch clock associated to the latter. -9 - 
